View 74LVT16500A_19789.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
74LVT16500A 3.3V 18-bit universal bus transceiver (3-State)
Product specification Supersedes data of 1997 Jun 12 IC23 Data Handbook 1998 Feb 19
Philips Semiconductors
Philips Semiconductors
Product specification
3.3V 18-bit universal bus transceiver (3-State)
74LVT16500A
FEATURES
* 18-bit bidirectional bus interface * 3-State buffers * Output capability: +64mA/-32mA * TTL input and output switching levels * Input and output interface capability to systems at 5V supply * Bus-hold data inputs eliminate the need for external pull-up * Live insertion/extraction permitted * Power-up reset * Power-up 3-State * No bus current loading when output is tied to 5V bus * Negative edge-triggered clock inputs * Latch-up protection exceeds 500mA per JEDEC JC40.2 Std 17 * ESD protection exceeds 2000V per MIL STD 883 Method 3015
and 200V per Machine Model resistors to hold unused inputs
DESCRIPTION
The 74LVT16500A is a high-performance BiCMOS product designed for VCC operation at 3.3V. This device is an 18-bit universal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is High. When LEAB is Low, the A data is latched if CPAB is held at a High or Low logic level. If LEAB is Low, the A-bus data is stored in the latch/flip-flop on the High-to-Low transition of CPAB. When OEAB is High, the outputs are active. When OEAB is Low, the outputs are in the high-impedance state. Data flow for B-to-A is similar to that of A-to-B but uses OEBA, LEBA and CPBA. The output enables are complimentary (OEAB is active High, and OEBA is active Low). Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
QUICK REFERENCE DATA
SYMBOL tPLH tPHL CIN CI/O ICCZ PARAMETER Propagation delay An to Bn or Bn to An Input capacitance (Control pins) I/O pin capacitance Total supply current CL = 50pF; VCC = 3.3V VI = 0V or 3.0V Outputs disabled; VI/O = 0V or 3.0V Outputs disabled; VCC = 3.6V CONDITIONS Tamb = 25C TYPICAL 1.9 3 9 70 UNIT ns pF pF A
ORDERING INFORMATION
PACKAGES 56-Pin Plastic SSOP Type III 56-Pin Plastic TSSOP Type II TEMPERATURE RANGE -40C to +85C -40C to +85C OUTSIDE NORTH AMERICA 74LVT16500A DL 74LVT16500A DGG NORTH AMERICA VT16500A DL VT16500A DGG DWG NUMBER SOT371-1 SOT364-1
PIN DESCRIPTION
PIN NUMBER 1 27 2, 28 55,30 3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26 54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31 4, 11, 18, 25, 32, 39, 46, 53 7, 22, 35, 50 SYMBOL OEAB OEBA LEAB/LEBA CPAB/CPBA A0-A17 B0-B17 GND VCC NAME AND FUNCTION A-to-B Output enable input B-to-A Output enable input (active low) A-to-B/B-to-A Latch enable input A-to-B/B-to-A Clock input (active falling edge) Data inputs/outputs (A side) Data inputs/outputs (B side) Ground (0V) Positive supply voltage
1998 Feb 19
2
853-1789 18989
Philips Semiconductors
Product specification
3.3V 18-bit universal bus transceiver (3-State)
74LVT16500A
PIN CONFIGURATION
OEAB LEAB A0 GND A1 A2 VCC A3 A4 A5 GND A6 A7 A8 A9 A10 A11 GND A12 A13 A14 VCC A15 A16 GND A17 OEBA LEBA 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 GND CPAB B0 GND B1 B2 VCC B3 B4 B5 GND B6 B7 B8 B9 B10 B11 GND B12 B13 B14 VCC B15 B16 GND B17 CPBA GND
LOGIC SYMBOL (IEEE/IEC)
1 55 2
EN1 2C3 C3 G2
27 30 28
EN4 5C6 C6 G5
3
3D 4
1 1
1 6D
54
5 6 8 9 10 12 13 14 15 16 17 19 20 21 23 24 26
52 51 49 48 47 45 44 43 42 41 40 38 37 36 34 33 31
SW00035
SW00036
LOGIC SYMBOL
30 28 27 55 2 1
OEBA
OEAB
CPBA
LEBA
LEAB
CPAB
54 52 51 49 48 47 45 44 43 42 41 40 38 37 36 34 33 31
B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17
3 5 6 8 9 10 12 13 14 15 16 17 19 20 21 23 24 26
SW00034
1998 Feb 19
3
Philips Semiconductors
Product specification
3.3V 18-bit universal bus transceiver (3-State)
74LVT16500A
FUNCTION TABLE
INPUTS OEAB L L L L L L H H H H H H H H LEAB H L L L H H L L L L CPAB X X X H or L X X X X H or L H or L An X h I X h I H L h I h I X X Internal Registers X H L NC H L H L H L H L H L OUTPUTS Bn Z Z Disabled, Disabled Latch data Z Z Z Disabled Clock data Disabled, Z H Transparent L H Latch data & display L H Clock data & display L H Hold data & display L NOTE: A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CPBA. H = High voltage level h = High voltage level one set-up time prior to the Enable or Clock transition L = Low voltage level I = Low voltage level one set-up time prior to the Enable or Clock transition NC= No Change X = Don't care Z = High Impedance "off" state = High-to-Low Enable or Clock transition Disabled, Hold data Disabled OPERATING MODE
1998 Feb 19
4
Philips Semiconductors
Product specification
3.3V 18-bit universal bus transceiver (3-State)
74LVT16500A
LOGIC DIAGRAM
OEAB
1
CLKAB 55
LEAB 2
LEBA
28
CLKBA 30
OEBA 27
A1
3
ID C1 CLK ID C1 CLK
54 B1
To 17 other channels
SW00234
1998 Feb 19
5
Philips Semiconductors
Product specification
3.3V 18-bit universal bus transceiver (3-State)
74LVT16500A
ABSOLUTE MAXIMUM RATINGS1, 2
SYMBOL VCC IIK VI IOK VOUT IO OUT Tstg PARAMETER DC supply voltage DC input diode current DC input voltage3 VO < 0 Output in Off or High state Output in Low state DC output current Output in High state Storage temperature range -64 -65 to +150 C VI < 0 CONDITIONS RATING -0.5 to +4.6 -50 -0.5 to +7.0 -50 -0.5 to +7.0 128 mA UNIT V mA V mA V
DC output diode current DC output voltage3
NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150C. 3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
RECOMMENDED OPERATING CONDITIONS
PARAMETER SYMBOL MIN VCC VI VIH VIL IOH IO OL t/v Tamb DC supply voltage Input voltage High-level input voltage Input voltage High-level output current Low-level output current Low-level output current; current duty cycle 50%; f 1kHz Input transition rise or fall rate; Outputs enabled Operating free-air temperature range -40 2.7 0 2.0 0.8 -32 32 mA 64 10 +85 ns/V C MAX 3.6 5.5 V V V V mA LIMITS UNIT
1998 Feb 19
6
Philips Semiconductors
Product specification
3.3V 18-bit universal bus transceiver (3-State)
74LVT16500A
DC ELECTRICAL CHARACTERISTICS
LIMITS SYMBOL PARAMETER TEST CONDITIONS Temp = -40C to +85C MIN VIK Input clamp voltage VCC = 2.7V; IIK = -18mA VCC = 2.7 to 3.6V; IOH = -100A VOH High-level output voltage VCC = 2.7V; IOH = -8mA VCC = 3.0V; IOH = -32mA VCC = 2.7V; IOL = 100A VCC = 2.7V; IOL = 24mA VOL Low-level output voltage VCC = 3.0V; IOL = 16mA VCC = 3.0V; IOL = 32mA VCC = 3.0V; IOL = 64mA VRST Power-up output low voltage5 VCC = 3.6V; IO = 1mA; VI = GND or VCC VCC = 3.6V; VI = VCC or GND VCC = 0 or 3.6V; VI = 5.5V II Input leakage current VCC = 3.6V; VI = 5.5V VCC = 3.6V; VI = VCC VCC = 3.6V; VI = 0 IOFF Output off current Bus Hold current A or B outputs7 out uts7 Current into an output in the High state when VO > VCC Power up/down 3-State output current3 VCC = 0V; VI or VO = 0 to 4.5V VCC = 3V; VI = 0.8V VCC = 3V; VI = 2.0V VCC = 0V to 3.6V; VCC = 3.6V IEX IPU/PD ICCH ICCL ICCZ ICC Additional supply current per input pin2 Quiescent supply current VO = 5.5V; VCC = 3.0V VCC 1.2V; VO = 0.5V to VCC; VI = GND or VCC; OE/OE = Don't care VCC = 3.6V; Outputs High, VI = GND or VCC, IO = 0 VCC = 3.6V; Outputs Low, VI = GND or VCC, IO = 0 VCC = 3.6V; Outputs Disabled; VI = GND or VCC, IO VCC = 3V to 3.6V; One input at VCC-0.6V, Other inputs at VCC or GND = 06 75 -75 500 50 40 0.07 4 0.07 0.1 125 100 0.12 6 0.12 0.2 mA mA A A I/O Data pins4 Control pins 0.1 1.0 0.1 0.1 1.0 130 -130 A VCC-0.2 2.4 2.0 TYP1 -.85 VCC 2.55 2.30 0.07 0.3 0.25 0.3 0.36 0.1 0.1 0.2 0.5 0.4 0.5 0.55 0.55 1 10 20 10 -5 100 A A V V V MAX -1.2 V UNIT
IHOLD
NOTES: 1. All typical values are at VCC = 3.3V and Tamb = 25C. 2. This is the increase in supply current for each input at the specified voltage level other than VCC or GND 3. This parameter is valid for any VCC between 0V and 1.2V with a transition time of up to 10msec. From VCC = 1.2V to VCC = 3.3V 0.3V a transition time of 100sec is permitted. This parameter is valid for Tamb = 25C only. 4. Unused pins at VCC or GND. 5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power. 6. ICCZ is measured with outputs pulled to VCC or GND. 7. This is the bus hold overdrive current required to force the input to the opposite logic state.
1998 Feb 19
7
Philips Semiconductors
Product specification
3.3V 18-bit universal bus transceiver (3-State)
74LVT16500A
AC CHARACTERISTICS
GND = 0V; tR = tF = 2.5ns; CL = 50pF; RL = 500; Tamb = -40C to +85C. LIMITS SYMBOL PARAMETER WAVEFORM MIN fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Maximum clock frequency Propagation delay An to Bn or Bn to An Propagation delay CPAB to Bn or CPBA to An Propagation delay LEAB to Bn or LEBA to An Output enable time to High and Low level Output disable time from High and Low Level 1 2 1 3 5 6 5 6 150 0.5 0.5 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 VCC = 3.3V 0.3V TYP1 350 1.9 1.9 3.2 3.2 2.4 2.9 2.4 2.2 2.8 3.2 4.2 4.2 5.4 5.4 5.4 5.4 3.9 3.9 5.2 5.2 5.4 5.4 6.4 6.4 6.4 6.4 4.6 5.2 5.6 5.6 MAX VCC = 2.7V MAX MHz ns ns ns ns ns UNIT
NOTE: 1. All typical values are at VCC = 3.3V and Tamb = 25C.
AC SETUP REQUIREMENTS
GND = 0V; tR = tF = 2.5ns; CL = 50pF, RL = 500; Tamb = -40C to +85C. LIMITS SYMBOL PARAMETER WAVEFORM VCC = 3.3V 0.3V MIN ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw(H) tw(L) tw(H) Setup time, High or Low An to CPAB or Bn to CPBA Hold time, High or Low An to CPAB or Bn to CPBA Setup time, High or Low An to LEAB or Bn to CPBA Hold time, High or Low An to LEAB or Bn to LEBA Pulse width, High or Low CPAB or CPBA LEAB or LEBA pulse width, High 4 4 4 4 1 3 1.8 1.8 0 0 1.8 1.8 0 0 1.2 1.2 1.2 TYP 1.0 0.7 0 0 1.1 0.8 0 0 0.8 0.8 0.8 VCC = 2.7V MIN 1.5 1.5 0 0 1.5 1.5 0 0 1.5 1.5 1.5 ns ns ns ns ns ns UNIT
1998 Feb 19
8
Philips Semiconductors
Product specification
3.3V 18-bit universal bus transceiver (3-State)
74LVT16500A
AC WAVEFORMS
VM = 1.5V, VIN = GND to 2.7V
2.7V CPBA or CPAB VM VM 0V tW(L) tPHL An or Bn VM tW(H) tPLH VOH VM VOL
nAx, nBx CEAB CEBA
CPAB or CPBA LEAB or LEBA
SW00038
Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency
OEBA 2.7V OEAB An or Bn VM VM 0V tPLH tPHL VOH VM VM VOL An or Bn
An or Bn
SW00029
Waveform 2. Propagation Delay, Transparent Mode
Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level
2.7V LEAB or LEBA VM VM VM
OEBA VM OEAB VM
0V tW(H) tPHL VOH An or Bn VM VM VOL An or Bn VM tPLH tPZL tPLZ
SW00030
Waveform 3. Propagation Delay, Enable to Output, and Enable Pulse Width
Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level
1998 Feb 19
9
EEE EEEE EEE EEE EEEE EEE EEE EEEE EEE
VM VM VM VM tS(H) th(H) tS(L) th(L) VM VM
1/fMAX
3.0V or VCC whichever is less 0V
3.0V or VCC whichever is less 0V
SW00039
Waveform 4. Data Setup and Hold Times
2.7V VM VM 0V tPZH tPHZ VOH VM VOH -0.3V
SW00032
2.7V
0V
3V
VOL +0.3V VOL
SW00033
Philips Semiconductors
Product specification
3.3V 18-bit universal bus transceiver (3-State)
74LVT16500A
TEST CIRCUIT AND WAVEFORMS
VCC
6.0V 90%
tW VM 10% tTHL (tF) 10% VM
90%
AMP (V)
Open
VIN D.U.T. RT CL RL VOUT RL
GND
NEGATIVE PULSE
0V tTLH (tR) tTHL (tF) 90% VM 10% tW 0V AMP (V)
PULSE GENERATOR
tTLH (tR) 90% POSITIVE PULSE 10%
Test Circuit for 3-State Outputs
VM
SWITCH POSITION
TEST tPLZ/tPZL tPLH/tPHL tPHZ/tPZH SWITCH 6V Open GND
VM = 1.5V Input Pulse Definition
DEFINITIONS
RL = Load resistor; see AC CHARACTERISTICS for value. CL = Load capacitance includes jig and probe capacitance: See AC CHARACTERISTICS for value. RT = Termination resistance should be equal to ZOUT of pulse generators.
INPUT PULSE REQUIREMENTS FAMILY Amplitude 74LVT16 2.7V Rep. Rate 10MHz tW tR tF
500ns 2.5ns 2.5ns
SW00040
1998 Feb 19
10
Philips Semiconductors
Product specification
3.3V LVT 18-bit universal bus transceiver (3-State)
74LVT16500A
SSOP56: plastic shrink small outline package; 56 leads; body width 7.5mm
SOT371-1
1998 Feb 19
11
Philips Semiconductors
Product specification
3.3V LVT 18-bit universal bus transceiver (3-State)
74LVT16500A
TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm
SOT364-1
1998 Feb 19
12
Philips Semiconductors
Product specification
3.3V LVT 18-bit universal bus transceiver (3-State)
74LVT16500A
NOTES
1998 Feb 19
13
Philips Semiconductors
Product specification
3.3V LVT 18-bit universal bus transceiver (3-State)
74LVT16500A
Data sheet status
Data sheet status Objective specification Preliminary specification Product specification Product status Development Qualification Definition [1] This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Production
[1] Please consult the most recently issued datasheet before initiating or completing a design.
Definitions
Short-form specification -- The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition -- Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information -- Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
Disclaimers
Life support -- These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes -- Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381 (c) Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Document order number: Date of release: 05-96 9397-750-03556
Philips Semiconductors
yyyy mmm dd 14

▲Up To Search▲

Price & Availability of 74LVT16500A

	To Download 74LVT16500A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .